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[571 ABSTRACT 
A parallel integrated frame synchronizer which implements 
a sequential pipeline process wherein serial data in the form 
of telemetry data or weather satellite data enters the syn- 
chronizer by means of a front-end subsystem and passes to 
a parallel correlator subsystem or a weather satellite data 
processing subsystem. When in a CCSDS mode, data from 
the parallel correlator subsystem passes through a window 
subsystem, then to a data alignment subsystem and then to 
a bit transition density (BTD)/cyclical redundancy check 
(CRC) decoding subsystem. Data from the BTDiCRC 
decoding subsystem or data from the weather satellite data 
processing subsystem is then fed to an output subsystem 
where it is output from a data output port. 
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PARALLEL INTEGRATED FRAME 
SYNCHRONIZER CHIP 
CROSS REFERENCE TO RELATED 
APPLI CAT1 ON 
This application now formalizes and incorporates herein 
by reference Provisional Application Ser. No. 601028,733, 
“Parallel Integrated Frame Synchronizer Chip”, Parminder 
S. Ghuman et al, filed on Oct. 15, 1996, and claims the 
priority date thereof under 35 U.S.C. §119(e). 
ORIGIN OF THE INVENTION 
The invention described herein was made by employees 
of the United States Government and by a contractor 
employee in the performance of work under a NASA 
contract and therefore is subject to Public Law 96-517 (35 
U.S.C. 9200 et. seq.) and may be manufactured and used by 
or for the Government for governmental purposes without 
the payment of any royalties thereon or therefor. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates generally to apparatus for process- 
ing digital data and more particularly to a data frame 
synchronizer for return-link signal processing apparatus 
receiving a serial data stream from an airborne vehicle such 
as a spacecraft. 
2. Description of Related Art 
The rapid growth of chip fabrication densities has resulted 
in an extremely positive impact of telemetry data systems, 
particularly those of the National Aeronautics And Space 
Administration (NASA), the assignee of the present inven- 
tion. 
New data system implementations are currently becoming 
smaller, cheaper and more powerful due to the availability of 
higher integration components developed through improved 
very large scale integrated circuit (VLSI) fabrication pro- 
cesses. For ground telemetry systems, many of these com- 
ponents are the latest standard commercial microprocessors 
and solid-state memories developed for general purpose 
computing. Although general purpose components have 
improved telemetry data system implementations, even 
greater improvements are being obtained with the addition 
of components developed specifically for telemetry process- 
ing. This effort has led to a series of many different telemetry 
processing semiconductor components implemented in sili- 
con and gallium arsenide. The high integration levels offered 
by these components have enabled the development of VLSI 
based systems that provide an order of magnitude improve- 
ment in performance cost and size heretofore unobtainable. 
To make full use of today’s available VLSI densities, a 
new series of VLSI application specific integrated circuit 
(ASIC) components for return link data processing has been 
developed using the widely adopted packet telemetry pro- 
tocols recommended, for example, by the Consultive Com- 
mittee for Space Data Systems (CCSDS). 
In the past, telemetry formats tended to be unique for each 
application or mission. This mission-unique development 
cycle has led to very high costs for the acquisition and 
maintenance of data handling systems. To reduce these costs 
and to promote interoperability between ground processing 
elements, space data protocol standards outlined by the 
CCSDS have recently been adopted, and as a result, most 
future missions, particularly those related to NASA, are 
being planned so as to use the aforementioned CCSDS 
protocols. 
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Systems implementing return link functions are used, for 
example, in ground stations, control centers, science data 
processing facilities, space verification equipment, compat- 
ibility testing and launch support facilities. Return link 
processing takes place after the acquisition, demodulation 
and digitalization of signals transmitted from a spacecraft, 
e.g. a satellite, as shown in FIG. 1. 
Return link processing systems generally extract framed 
digital data from incoming signal bit streams, correct frame 
to frame data, validate the protocol structures within the 
frame, and extract user data. A typical return link processing 
chain for packetized CCSDS telemetry signals is shown in 
FIG. 4 and includes apparatus for providing frame 
synchronization, Reed-Solomon error correction, and ser- 
vice processing. 
While the present invention is primarily directed to frame 
synchronization of telemetry data, it also provides frame 
synchronization of data from a weather satellite. 
Frame synchronization is the process of demarcation of 
telemetry frame boundaries from an incoming serial bit 
stream by use of attached sync markers as shown in FIG. 3. 
Conventional CCSDS telemetry systems, moreover, use a 
specific digital sync marker pattern (ASM) such as shown in 
FIG. 3 to delineate data frame boundaries. Because space- 
to-ground transmission induces numerous types of data 
disturbances, frame synchronizers employ sophisticated 
measures in searching for these markers to ensure correct 
synchronization of data. Thereafter, Reed-Solomon error 
correction removes errors introduced during the transmis- 
sion process while CCSDS processing demultiplexes, 
extracts and validates user data from the composite stream 
of telemetry frames. 
Weather satellites transmit data in a pseudo noise (PN) 
pulse stream. Nevertheless, frame synchronization of such 
data is still required before any kind of data processing can 
be done. 
SUMMARY 
Accordingly, it is an object of the present invention to 
provide an improvement in apparatus which receives a 
digital data stream from airborne vehicles, such as satellites. 
It is a another object of the invention to provide an 
improvement in the return link signal processing of a serial 
data stream from satellites. 
It is a further object of the invention to provide an 
improvement in apparatus for implementing data frame 
synchronization of the serial data stream input to return link 
signal processing apparatus. 
The foregoing and other objects of the invention are 
achieved by the architecture of a parallel integrated frame 
synchronizer (PIFS) and its method of performing telemetry 
frame synchronization and its implementation on a semi- 
conductor chip. It is controlled by a set of internal registers 
that are configured through a standard microprocessor inter- 
face prior to operation so as to meet the needs of a plurality 
of operational modes. The PIFS in accordance with this 
invention implements a sequential pipeline process wherein 
data enters the synchronizer by means of a front-end sub- 
system and passes to a parallel correlator subsystem or a 
weather satellite data processing subsystem. When in a 
CCSDS mode, data from the parallel correlator subsystem 
passes through a window subsystem, then to a data align- 
ment subsystem and then to a bit transition density (BTD)/ 
cyclical redundancy check (CRC) decoding subsystem. Data 
from the BTDiCRC decoding subsystem or data from the 
weather satellite data processing subsystem enters an output 
subsystem where it is fed to a data output port. 
6,081,570 
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Further scope of applicability of the present invention will 
become apparent from the description provided hereinafter. 
It should be understood, however, that the detailed descrip- 
tion and specific example set forth therein, while disclosing 
a preferred embodiment of the invention, is provided by way s 
of illustration only, since various changes and modifications 
coming within the spirit and scope of the invention will 
become apparent to those skilled in the art with this detailed 
description. 
FIG. 22 is a flow chart illustrative of the operation of the 
FIG, 23 is a flow chart illustrative of the operation of the 
FIG, 24 is a flow chart illustrative of the operation of the 
FIGS. 25A-25D are flow charts illustrative of the weather 
FIGS. 26A and 26B are flow charts illustrative of the 
FIG. 27 is a flow chart illustrative of the operation of the 
FIG. 28 is a flow chart illustrative of the operation of the 
data alignment subsystem shown in FIG. 12; 
BTD/CRC decoding subsystem shown in FIG, 13; 
output subsystem shown in FIG, 14; 
satellite data processing subsystem; 
operation of the time code interface subsystem; 
periodic output subsystem shown in FIG. 16; and 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention will become more readily under- 
stood from the detailed description provided hereinafter and 
the accompanying drawings which are provided by way of 
illustration only, and thus are not meant to be limitative of 15 cumulative quality counter subsystem shown in FIG. 17. 
the invention. and wherein: 
FIG. 1 is a diagram illustrative of a typical down link 
telemetry system; 
DETAILED DESCRIPTION OF THE 
INVENTION 
FIG. 2 is a diagram illustrative of the telemetry data Referring now to the drawings and more particularly to 
consisting of a stream of fixed length transfer frames of data 2o FIG. 1, shown thereat is an illustration of a typical telemetry 
with attached sync markers (ASM) located therebetween; system wherein telemetry data is transmitted from a space- 
craft 10 to a ground telemetry processing facility 12 via a 
ASM; telemetry data relay spacecraft system (TDRSS) 14 in a 
modulated form as shown by reference numeral 16 where it 
processing chain for telemetry signals in accordance with 2s is received by a parabolic dish antenna 18. The processing 
the subject invention; facility 12 demodulates the data and sends it to a frame 
synchronizer 20, which comprises the subject matter of this FIG. 5 is an electrical block diagram illustrative of invention. The synchronizer 20 is required because space to apparatus for performing parallel integrated frame synchro- 
nization (PIFS) in accordance with the subject invention; ground communication induces errors in the down-link data 
FIG. 6 is an electrical block diagram of a preferred Synchronization is achieved by locating valid sync embodiment of the parallel integrated frame synchronizer marker patterns (ASM) 24 between fixed length data frames (PIFS) shown in FIG. 5; 26 in a serial data stream 22 so as to provide a composite 
recognizes and corrects an ASM 24 (FIG. 2) in the demodu- status registers shown in FIG. 6; 
FIG. 8 is a block diagram illustrative of the front-end lated data stream 22 that is used to delineate the beginning 
subsystem shown in FIG. 6; of each frame 26 of telemetry data with an ASM internally 
FIG. 9 is an electrical block diagram illustrative of the generated in the synchronizer 20 and allows error tolerance 
parallel correlator subsystem shown in FIG. 6; in the bit pattern of the incoming data stream 22. The ASM 
FIG. 10 is an electrical block diagram illustrative of the 24 for one transfer frame 26, immediately follows the end of 
window subsystem shown in FIG. 6; the preceding transfer frame 26. There is no intervening bits 
FIG. 11 is a search check lock flywheel (SCLF) state between the ASM 24 and the transfer frame 26. 
diagram illustrative of the algorithm implemented by the While not being limited thereto, the Consultive Commit- 
window subsystem shown in FIG. 10; 4s tee for Space Data Systems (CCSDS) protocol, for example, 
FIG. 12 is an electrical block diagram illustrative of the typically calls for a 32-M ASM having a Pattern as shown 
data alignment subsystem shown in FIG. 6; in FIG. 3. The digital bit pattern shown in FIG. 3 can be 
However, a sync marker pattern up to 64 bits can be utilized BTCiCRC decoding subsystem shown in FIG. 6; 
so when desired. The output of the frame synchronizer 20, as FIG. 14 is an electrical block diagram illustrative of the shown in FIG. 2, thereafter typically undergoes a well output subsystem shown in FIG. 6; known Reed-Solomon error correction shown by reference 
FIG. 15 is an electrical block diagram illustrative of the numeral 31, and service processing as shown by reference 
numeral 32 before being sent to a data user 34 as shown in timecode subsystem shown in FIG. 6; 
FIG. 16 is an electrical block diagram illustrative of the ss FIG. 4. The parallel integrated frame synchronizer (PIFS) 20 
periodic output subsystem shown in FIG. 6; in accordance with the subject invention is implemented on 
FIG. 17 is an electrical block diagram illustrative of the a semiconductor chip mounted on a printed circuit board 36 
cumulative quality counters subsystem shown in FIG. 6; as shown in FIG. 5 .  
FIG. 18 is an electrical block diagram illustrative of the Referring now to FIG. 5,  associated with the PIFS chip 20 
weather satellite data Processing subsystem shown in FIG. 60 is a serial to parallel data converter 38, a synchronous 
6; first-in, first-out input (FIFO) memory 40 and a FIFO output 
memory 42. Operation of the PIFS 20 is controlled by an 
operation of the front end subsystem shown in FIG. 8; external microprocessor 44 and an external clock (CLOCK) 
signal from a system clock signal generator 46. The CLOCK 
parallel correlator subsystem shown in FIG. 9; 
To input data into the PIFS 20, a user may select one of 
tion of the window subsystem shown in FIG. 10; four different interfaces via a 32-bit bidirectional control bus 
FIG. 3 is a digital pattern illustrative of a typical 32-bit 
FIG, 4 is a diagram illustrative of a typical return link 
30 stream 16. 
is a diagram identifying the set registers and frame of data 30 as shown in FIG, 2, The synchronizer 20 3s 
40 
FIG, 13 is an electrical block diagram illustrative of the represented in notation as 
FIGS. 19A and 19B are flow charts illustrative of the 
FIG. 20 is a flow chart illustrative of the operation of the 
FIGS. 21A-21C are flow charts illustrative of the opera- 
65 signal is applied to the synchronizer 20 on signal h e  47. 
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48 coupled to the microprocessor 44. The first interface decoder 116. If no decoding is necessary, the synchronized 
comprises a FIFO interface 50 which permits the user to data is fed to a parallel data output bus 118. It is also fed to 
input data (FIFO DATA) into the synchronizer 20 from the a rate counter (RATE-CNT) 104 or an output unit termed the 
synchronous FIFO memory 40 via an 8-bit data bus 52 front-end clock (FRONT-ENDCLK) 114. If decoding is 
connected to an input port 54. The second interface com- s necessary, the synchronized data is first fed out of the input 
prises an asynchronous parallel data interface 56 which synchronizer 102 on bus 120 where it is reserialized in the 
permits asynchronous high speed data (PDATA) to be unit 106 before being fed to data bus 122 to the front-end 
coupled from an external asynchronous device, not shown, clock (FRONT-ENDCLK) unit 114. The FRONT-ENDCLK 
via the serial to parallel converter 38, and an 8-bit data bus 114 operates to output serial data (SERDATA) on the data 
58 connected to an input port 60. The third interface i o  bus 124 which is synchronized to the system CLOCK signal 
comprises a serial data interface 62 which permits the user on signal lead 47, generates a sync write (SYNCWRT) 
to input serial data (SDATA) into the PIFS 34 and comprises signal on line 126, and a serial enable signal (SERENA) on 
a 4-bit data bus 64 which connect to four corresponding signal line 128. 
serial data input ports shown by reference number 66 in FIG. The rate counter (RATE-CNT) 104 in the front end 
5 .  The fourth interface comprises a test interface 68 and is subsystem 74 is responsive to the CLOCK signal on line 47 
which comprises an 8 - M  data bus 70 from the micropro- and the parallel data on bus 118 to determine the number of 
CeSSOr 44 to an input Port 72 for inputting test data ( c p u  input data bytes received during a selectable number of 
DATA) from a c p u ,  not shown, in the microProcessor 44 for system clock cycles and allows the user to monitor the data 
“debugging” the PIFS chip 20. rate of the incoming data. The rate counter 104 outputs the 
A block diagram of the PIFS 20 is shown in FIG. 6. 20 data rate (DATARATE) fed to the rate register (RATE-REG) 
Referring now to FIG. 6, data passes through the PIFS 20 in 110 via signal line 125 in response to a rate select 
a sequential pipeline process. Digital data including (RATESEL) input control signal on line 127. The DAT- 
FIFODATA, PDATA, SDATA and CPU DATA enters the ARATE output signal appears on signal line 129. 
chip via a front end subsystem 74 coupled to the four The front-end subsystem 74 also includes a user program- 
interfaces 50, 56, 62 and 68 shown in FIG. 5 .  The data out 2s mable timeout feature which operates to flush, i,e, feed 
of the front end subsystem 74 Passes either to a Parallel forward data presently in the pipeline out to the next 
correlator subsystem 76 Or a weather satellite data Process- subsystem, i.e. the parallel correlator 76 (FIG. 9), if data is 
ing subsystem 78. not being input for a predetermined number of system clock 
If the PIFS 20 is in the CCSDS down link mode wherein cycles. This is provided by a mechanism 108 termed TIM- 
telemetry data other than weather data is received, data from 30 EOUTSM and is responsive to data to be outputted from the 
the parallel correlator subsystem 76 passes to a window INPUT SYNC 102 which appears on bus 130 and the 
subsystem 80, then to a data alignment subsystem 82, and CLOCK signal on line 47. The data in the pipeline to be 
then to a bit transition density (BTD)/cyclical redundancy flushed is ordered in response to a TIMEOUT control signal 
check (CRC) decoding subsystem 84. Data from the BTD/ which is generated in the TIMEOUTSM 108 and which 
CRC decoding subsystem 84 or data from the weather 3s appears on signal line 132. The TIME-OUTCNT unit 112 
satellite data processing subsystem 78 is then fed to an comprises a counter which merely keeps track of how many 
output subsystem 86. bytes of data which can remain without a timeout signal 
The PIFS 20 also includes a timecode interface 90 which being generated. 
will be described subsequently. A control and status section 4o Referring now to FIG. 9, shown thereat is a block diagram 
92 which is comprised of a plurality of setup registers 94, of the parallel correlation subsystem 76. It is comprised of 
and a plurality of status registers 96 shown in the diagram of eight identical data bit comparators 134,, 134, . . . 134, 
FIG. 7, a periodic output controller 98 and a plurality of termed a shift comparator (SHIFTCOMP), eight digital 
cumulative quality counters 100 for providing housekeeping adders 136,, 136, . . . 136, termed pipe-adders (PIPEADD), 
eight digital signal generators 138,, 138, and data flow control. 
Considering now each of the various subsystems shown in marker 
FIG. 6, the front end subsystem 74 is shown in greater detail Output 
in FIG. 8 and includes an internal input synchronizer 102, a The parallel correlator subsystem 76 compares the paral- 
rate counter 104, a reserializer 106, a timeout mechanism lel data stream outputted from the front end system 74 via 
108, a rate regulator 110, a timeout counter 112, and a front so data bus 118 on a bit-by-bit basis to a stored sync marker 
end clock 114. The internal input synchronizer 102 also pattern (SYNCMARK) applied via bus 142 and which has 
includes a NRZ decoder 116 which is used to convert, if initially been set up in the setup registers #20 or #21, shown 
need be, input data into an NRZ-L format if the inputted data in FIG. 7, under the control of the microprocessor 44, the 
is coded in an NRZ-M or an NRZ-S format. The purpose of purpose being to detect the presence of a valid sync marker 
the front-end subsystem is primarily to synchronize the input ss or ASM 24 (FIG. 3) in the data stream. 
data to a system clock i.e. the clock signal generator 46 (FIG. The SHIFTCOMP comparators 134, . . . 134, respec- 
1) and, where necessary, convert serial data into parallel tively receive successive single bits of an 8-bit data byte of 
data. the data stream DATAIN on bus 118 and correlates a sync 
shown in FIG. 8, the input synchronizer (INPUT marker pattern (ASM) of up to 64 bits in parallel fashion. 
SYNC) 102 receives as inputs four data signals and a clock 60 AccordinglY, the first SHI~TCOMP 1341 accepts the first bit 
signal and shown as: FIFO DATA on input data bus 52, appearing on data bus 118, the second SHI~TCOMP 13% 
PDATAon input data bus 58, SDATAS on input data bus 64, receives the next or second bit of the same data byte, and so 
c p u  DATAon input data bus 70, and a CLOCK signal on on, with the eighth bit of the 8-bit data byte being fed to 
signal line 47. The INPUT SYNC 102 operates to synchro- SHIFTCOMP 134,. 
nize the inputted data to the CLOCK signal on line 47 and 65 Each respective bit is compared against a corresponding 
convert serial data SDATA input on bus 64 to parallel data. bit of an expected sync marker data byte which has been fed 
If the inputted data needs decoding, it is applied to the NRZ to a respective SHIFTCOMP 134, . . . 134, and any error 
4s marker generators (SYNCGEN) and a 
(SYNCSEL) 140. 
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determined thereby is fed to a respective pipeline adder In the regular mode, the window subsystem 80 locks to 
PIPEADD. The PIPEADDs 136, . . .136,, calculate the total sync markers separated by predetermined frame length bytes 
number of correlation bit errors detected. If the sync marker programmed from register #25. 
pattern (ASM) sought is comprised of 32 bits, 4 consecutive In the variable frame length mode, the window subsystem 
8-bit data bytes are sequentially correlated in a single 5 80 locks the sync marker to any frame length that is 
correlation cycle. inclusively in between the two frame lengths FRMLENO 
When desirable, some of the bits can be masked. This is and FRMLENl programmed into the free comparator 160 
accomplished by data bit (MASK) inputs being fed from the from set up register #25 (FIG. 7). The window subsystem 
setup registers 94 (FIG. 7) via data bus 144. Once 4 bytes will start out in “search” as shown in FIG. 11, and will go 
making up the 32 bit sync marker pattern are processed, the to “lock” as long as the sync marker keeps coming in at a 
adders 136, . . . 136, add up all of the bit mismatches. This distance in between the two frame lengths FRMLENO and 
number is then fed to the set of sync marker generators FRMLEN1. 
138, which determine whether a valid The free-range mode is similar to the variable frame 
sync marker (ASM) is present based upon the total errors length mode except that after the first two sync markers have 
generated by the PIPEADD adders 136, . . . 136,. This is 1s been seen, the window subsystem tries to lock the sync 
achieved by comparing the total errors counted against an marker to that frame length, using the SCLF algorithm as 
error tolerance set by the user in the set up register 24 (FIG. shown in FIG. 11. This mode is Particularly useful when data 
7). If the total number of errors in the four bytes of data are frame length is u & t ~ ~ n .  When the first sync marker is 
less than the designated error tolerance, a valid sync marker received by the SCLFSM machine 162, it looks for a second 
is generated by each of the sync generators (SYNGEN) 2o sync mark within the range specified by the two frame 
138, . . . 138,. The sync marker selector (SYNSEL) 140 lengths FRMLENO and FRMLEN1. If a sync mark appears 
accepts all of the sync markers generated by the SYNGENs in that range, the window subsystem uses the distance 
and selects one of the sync markers which has at a bit between the first and second sync marks as the input frame 
position which coincides with the bit where the data started. length and continues Processing the algorithm shown in 
addition to calculating a valid sync marker based upon the The algorithm calls for recycling in a ‘‘Check‘’ Or ‘‘fly- 
total errors generated by the adders 136, . . . 136, also Wheel’’ mode, depending upon the check and flywheel 
determine whether the incoming data ( D A T - N )  is true or tolerances CTOLCMT and FTOLCMT set into the counters 
inverted data. The sync selector 140 then outputs the data on 156 and 158, respectively. The counters 156 and 158 control 
bus 146, outputs an error signal flag (SERROR) on line 148 30 the number of frames that are to be Processed before going 
if the DATOUT on bus 146 comprises bad data, the gener- into a lock mode, and thus the window subsystem will stay 
ated sync marker (SYNC) on bus 150 and inverted data on in the “check” mode or the “flywheel” mode until the check 
bus 152 if the data is inverted, A flush (FLUSH) signal flag tolerance count is less than the tolerance initially pro- 
is generated on line 151 if the time out mechanism 108 in grammed. 
FIG. 8 generates a TIMEOUT signal on line 132, indicating 3s Once a first sync marker is received but another sync 
the data presently in the pipeline is to be flushed out. After marker does not follow, a default is made back to the 
the parallel correlator subsystem 76 correlates the data and ‘‘search‘’ mode and the program will again continue to loop 
detects what appears to be a valid sync pattern (ASM) in the until a valid sync marker is found to be present and the check 
data stream, it passes the data (DATAOUT) to the window tolerance count is equal to the tolerance programmed, at 
subsystem 80 shown in FIG. 10  for further validation. The 4o which time it goes into a lock mode. A lock indicates that 
purpose of the window subsystem 80 is to lock onto a valid valid frame data is present. 
sync marker when detected. Referring now to FIG. 10, the With respect to the asynchronous block mode, the PIFS 
window subsystem 80 includes a check mode tolerance tags the first byte of data as the start of the first data frame 
counter (CTOLCNT) 156 a flywheel mode tolerance counter and thereafter use a programmed predetermined frame 
(FTOLCNT) 158, a free frame comparator (FREECMP) 45 length. Data is simply blocked up into frame-length chunks. 
160, a searchichecW1ocW flywheel state machine (SCLFSM) The frame counter (FRMCNT) 164 counts the number of 
162, a frame counter (FRMCNT) 164, a window register “lock” frames. The free comparator (FREECMP) 160 is 
(WINDOWREG) 166 ,  a s l ip  tolerance selector used to outline the frame boundaries in accordance with the 
(SLIPTOLSEL)  1 6 8 ,  and a window genera tor  two frame lengths FRMLENO and FRMLENl initially fed 
(WINDOWGEN) 170. The window subsystem 80 deter- 50 thereto on lines 180 and 182. This allows frames to be 
mines whether or not a valid sync marker is being received processed which are not equal in length and is particularly 
under a predetermined set of error tolerances initially estab- used in the variable frame length mode and basically tells the 
h h e d  by the set up registers #26, (FIG. 7), in accordance SCLFSM machine 162 what type of frame to process, 
with an algorithm shown by the SCLF state diagram of FIG. whether it is a variable length frame or a fixed length frame, 
11 and which is implemented by the SCLFSM 162. 5s or whether it wants to run in the free range mode. 
Initially a check tolerance count (CTOLCNT) signal is Accordingly, the window register (WINDOWREG) 166 is 
fed to the CTOLCNT counter 156 from the set-up registers adapted to output frame length on line 184, data processed 
#26 on lead 172. In a like manner, a flywheel tolerance count by SCLFSM 162 on bus 186, SCLF status on line 188 and 
signal (FTOLCNT) is sent to the FTOLCNT counter 158 via an indication on line 190  that valid sync mark 
the signal lead 174, along with two bit slip tolerance signals 60 (SYNCVALID) data is present. The data output from the 
SLIPTOLO and SLIPTOLl which are fed to the slip toler- parallel correlator subsystem 76 (FIG. 9) on bus 146 is 
ance select (SLIPTOLSEL) register 168 on circuit leads 176 buffered in pipeline data buffer 189 until a SYNCVALID 
and 178. signal is generated and output from the window register 166 
The window subsystem 80 operates in four different at which time it is fed to the data alignment subsystem 82 
modes to lock on to a valid sync marker; a regular mode, a 6s shown in FIG. 12. 
variable frame length mode, a free-range mode and a asyn- With respect to the slip tolerance selector (SLIPTOLSEL) 
chronous block mode. 168 and the window generator (WINDOWGEN) 170, they 
The eight sync generators (SYNGEN) 138, . . . 138, in 2s ll.  
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permit the window subsystem 80 to accept a sync marker (CLK) and reset (RST) signals are also fed to the alignment 
that has slipped one or more bits or gained one or more bits register (ALIGNREG) 208. The clock (CLK) signal is also 
within the programmed sync marker boundaries, indicating fed into the 16 bit down-counter (DCNT16) 216 along with 
that the system should nevertheless accept this data. If slip a frame length ( F R m L E N )  signal and, when required, an 
tolerances SLIPTOLO and SLIPTOLl have been entered s input test (TESTIN) signal on leads 207 and 209. 
into SLIPTOLSEL 168, the WINDOWGEN 170 will gen- The frame data 30 (FIG. 2) which is stored in the 
erate a window of tolerance around an acceptable sync SYNCFIFO ALIGN memory 198 is fed to the boundary 
marker. Accordingly, the window generator 170 outputs an registers 2oo and 202 as as the regenerator (REGENS) 
indication of the slip count (SLIPCNT) on signal line 192, 206. The boundary registers 2oo and 202 generate a pair Of 
the slip direction (SLIPDIR) on line 194, and whether or not IO Outputs identified as boundary front and 
boundary back (BOUNDBACK) which are fed to the fol- the slip (SLIPPED) is in the sync marker window on line lowing subsystem, i.e. the BTDiCRC decoding subsystem 
84 shown in FIG. 13 on buses 203 and 205, telling it where 196. 
TWO different Slip and error tolerances can be set. data alignment of the frame data began and ended. The 
Accordingly, the valid values for slip tolerance are 0 to 4 
bits. slip tolerance allows the window subsystem 80 to 
ALIGNFSM 204 takes the data frame input from memory 
198 and aligns the data based upon the mode being mn by 
recognize a valid sync marker by widening the window by the window subsystem 80, 
the slip bits set in the set-up register 94 (FIG. 7). The error The data in the first boundary register 200 is also fed 
tolerance is set by the set-up registers 94 to tell the window therefrom to the alignment register (ALIGNREG) 208 along 
subsystem how many bit errors should be allowed in an with data from REGENS 206, ALIGNP 214 also gets the 
incoming sync marker to still be recognized as a valid sync 2o output from the REGENS 206 and operates to generate a 
marker. The range of error values permitted is from 0 to 31. start of frame (SOF) signal on line 211 and a write enable 
Setting the error tolerance too “wide” will cause the window (WEN) output signal on line 213, indicating that the 
subsystem 62 to false lock randomly. Also, the check toler- DATAOUT from the inverter 212 on bus 215 is properly 
ante count (CToLCNT) and the flywhee1 count aligned and it comprises a valid block of frame data 30. The 
(FToLCNT) can be set from to l5 frames. The check 25 down counter (DCNT16) 216 merely counts frame lengths 
the SCLFSM 162 how many frames to and keeps track of the frame as it is being processed by the 
process in the “check” mode before proceeding to “lock” ALIGNFSM 204, 
subsystem how many frames to process after it has Out 
count 
”>. The flywhee1 count the window Considering now the BTD/CRC decoding subsystem 84 
(FIG, 6), the apparatus shown in FIG, 13 implements both 
optional bit density decoding (BTD), and cyclic redundancy of “lock” before it goes back into the “search” mode. 
The scheme shown in FIG. 11 offers an optional ‘‘best check (CRC) error detection of the data stream outputted 
match” strategy in the “check” or “lock” modes depending from the alignment subsystem 82 on bus 215, 
the check (CHKToL) Best match The BTD/CRC decoding subsystem 84 includes A BTD 
strategy is implemented between the time the first sync clock input (BTDCLKIN) register 218, a BTD/CRC pipe- 
marker is found and the subsequent sync marker is searched 35 line (BTDCRCPIP) block 220, a bit density (BTD) decoder 
for within the designated frame length. After accepting the 222, a cyclic redundancy check (CRC) decoder 224, a set of 
first sync marker, if there is another sync marker with fewer 8-bit registers (REGEN 8) 226, 228, 230 and 232, a CRC 
errors than the first sync marker, the subsequent sync marker error (CRCERR) comparator 234, a counter (LDCNT) block 
is accepted and in such instance, the current frame is output 4o 236, and a control signal generator (LDGEN) 238, 
Optional bit transition density decoding is performed on as a short frame. 
Turning attention now to the data alignment subsystem data streams 22 (FIG. 1) that have been BTD encoded at the 
82, reference will now be made to FIG. 12 which depicts the transmitter, This encoding a certain number of 
data alignment system 82 being comprised of a SYnchronous transitions in the data stream which helps the sync marker 
first-in, first-out alignment (SYNCFIFO ALIGN) memory 45 stay locked. A CCSDS recommended code (h(x)=xs+x7+ 
198, first and second boundary registers (BOUNDMY x5+x3+1) is used to perform BTD decoding, 
REGISTER) 200 and 202, an alignment finite state machine The data input to the BTDCLHN register 218 on bus 215 
(ALIGNFSM) 2043 an byte regenerator (REGENS) is BTD decoded in the BTD decoder 222 following transfer 
206, an alignment register (ALIGNREG) 20% a multiplexer from registers 218, 226 and 228 and it is stored in the 
(MUXI 210, a data inverter (INVERT) 212, an 50 REGENS register 230. The decoded data is then fed to the 
generator designated (ALIGNPI 214, and a error comparator(CRCERR) 234 along with the output of 
16-bit down counter (DCNT 16) 216. the CRC decoder 224. CRCERR 234 performs the cyclic 
The data alignment subsystem 82 takes DATA from the redundancy check (CRC) decoding with comparator 234 
window subsystem 80 on bus 191 and aligns frame data 30 outputting a CRC error flag signal (CRCERR) on line 240, 
(sync marker ASM data 24 and transfer frame data 26) to 5s indicating whether or not a CRC error exists. The LDCNT 
specified byte boundaries. When slips occur which can add counter 236 operates to count the number of frames with 
or subtract bits from the frame data 30, the last byte is filled BTD error while the signal generator LDGEN 238 generates 
with 1’s and 0’s. When a data flush occurs, the data frame a control signal for the counter 236 as well as the BTD 
is padded to frame length bytes and the boundary between decoder 222. 
two consecutive frames is saved as status that can be 60 A BTD offset can be set from 0 to 8 bytes, This offset 
optionally appended. indicates the number of bytes to skip before decoding starts. 
As shown in FIG. 12, DATA, CLOCK and reset (RST) For example, for a 32 bit sync marker, the input signal 
signals on bus 190 and signal lines 41 and 155 are fed into BTDOFFSET input on signal line 223 to the BTD decoder 
SYNCFIFO ALIGN 198. The type of operating mode 222 is 0x4. This means that BTD decoding will begin on the 
(RUNMODE) in which the window subsystem 80 is oper- 65 fifth byte of the incoming data stream (DATA) on line 215 
ating is fed as a control signal to the alignment finite state and will continue until the next start of frame of data is 
machine (ALIGNFSM) 204 on signal line 205. The clock received. 
30 
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CRC error detection performed in CRC decoder 224 is a second of the day (MSOFDAYCT) count output on line 281, 
method to detect errors in the data stream. The CCSDS and a day count (DAYCNT) output on line 283. The 
recommended polynomial ( g ( x ) = ~ ~ ~ + x ~ ~ + x ~ + l )  as well as counters 278,280 and 282 count from a 10 MHz clock signal 
the inverse polynomial ( g ( ~ ) ) - ~ = x ~ ~ + x l l + x ~ + l )  are imple- generated by the clock signal generator 46 shown in FIG. 5,  
mented in the CRC block 224. An initial value of the CRC s and which is applied via clock signal line 47. The outputs of 
polynomial g(x) is normally initially set, whereupon a the three counters 278,280 and 282 are respectively applied 
“checksum” signal is computed on the data starting from an to one multiplexer (INTMUX) 284 of a pair of INTMUX 
offset (CRCOFFSET) value fed to the CRC decoder 224 on multiplexers 284 and 286. The second multiplexer 286 
line 225 and ending at 2 bytes minus the end value. This receives a day count input from line 283 and an output from 
CHECKSUM is compared against the transmitted i o  a time latch (TIMELAT) 288 which is adapted to receive a 
“CHECKSUM” in the data frame and an appropriate error time interrupt signal from a time interrupt (TINTERR) block 
bit is set and outputted as a CRC error signal on line 240 if 290. 
the C l E ~ K S U M s  do not match. The frame data output The internal timecode, which is CCSDS day segmented 
DATAOUT from the BTDiCRC decoding subsystem 84 is (CDS) is appended to the frame data via the TRAILER 244 
provided on bus 231 from REGENS register 232. 15 (FIG. 14) when programmed via signal line 298 from 
Similar to BTD, a programmable offset (CRCOFFSET) INTMUX 284. CDS comprises six bytes that are always 
from 0 to 8 bytes is provided to indicate how many bytes to padded to byte boundaries. The CDS timecode includes 16 
skip before starting to compute the CRC value. For example, bits from the day counter (DAYCNT) 282, 27 bits from the 
to start computing the CHECKSUM immediately after a 32 millisecond of the day counter (MSOFDAYCT) 280, and 10 
bit sync mark, the offset is 0x4. The DATA OUT is shown 20 bits from the microsecond of millisecond counter 
appearing at the output of the 8 bit register 232 on bus 231. (USOFMSCT) 278. The starting values for these counters 
A SEARCH CHECK LOCK FLYWHEEL output is also are inputted via microsecond of millisecond (USOFMS), 
output on line 241 from the BTDCRCPIP block 220. time load (TIMELOAD) and reset (RST) control signals 
Considering now the output subsystem 86 disclosed at entered from the microprocessor 44 on lines 292, 294 and 
FIG. 14, frame data 30 (FIG. 2) from the BTDiCRC sub- 25 296, respectively. 
system 84 or data from the weather satellite data subsystem The external timecode is user defined and can be up to 16 
78 is fed to the output subsystem 86, depending upon bytes and reads a predetermined amount of time from an 
whether the synchronizer 20 is in the CCSDS mode or in the external source, such as a microprocessor 44 shown in FIG. 
weather mode. However, the operation of this subsystem is 5,  and stores it into the time latch (TIMELAT) block 288. 
the same, irrespective of which subsystem is providing data. 30 INTMUX 286 decides whether it is going to use the internal 
The three main elements in the output subsystem 86 are a or external timecode per the output TIMEDATA signal 
multiplexer (WMUX) 242, a trailer (TRAILER) 244 and a which appears on output line 300. The INTMUX 284 is 
byte or word (BYTEWORD) output register 246. The output responsive to a PFIELD on line 30 command, and deter- 
register 246 outputs data in the form of either bytes or words mines the type of format and what type of time resolution 
on a data output bus 248 along with an end of frame (EOF) 35 TIMEDATAS is to be outputted on line 298. 
signal on line 2502 a start of frame @OF) on line 252, with Referring now to FIG. 16, shown thereat are the details of 
a write enable (PWEN) signal on lead 254, in response to the periodic output subsystem 98 which forms part of the 
outputs from TRAILER 244, an SCLF mask (SCLFMASK) control and status block 92 shown in FIG. 6. The subsystem 
control signal on line 255 and an outmode (OUTMODE) 4o 98 is comprised of a 28:l multiplexer (MUX28TOlX16) 
control signal on line 257. 306, a 16 bit register (REGEN16) 308, a 28 bit counter 
The multiplexer (WMUX) 242 is responsive to the input (COUNT28) 310, a periodic state machine (PERIODICSM) 
data DATAIN appearing on data bus 231, along with status 312 and a periodic counter (PERCOUNT) 314. 
signals for the sync (SYNCSTAT) and data (STATDATA) on The purpose of the periodic output subsystem 100 is to 
lines 256 and 258. In the weather mode, the WMUX 242 45 output status information from the status registers 96 (FIG. 
receives, in addition to weather data on DATAIN bus 231, a 7). The multiplexer 306 receives eight information input 
data lock (WLOcK) signal on line 262, a start of frame signals including check frames (CHCKFRMS), CRC frames 
(WSoF) signal on line 264 and write enable (WWEN) (CRCFRMS), data rate (DATARATE), (ENCSYNC), lock 
signal on line 266. frames (LOCKFRMS), inverted frames (INVFRMS), pin bit 
The TRAILER block 244 permits up to 8 bytes of frame so count (PNBITCT), and trailer word status (STATWORD) on 
status or 16 bytes of timecode generated by the timecode lines 316, 318 . . . 330. The multiplexer 306 cycles in a 
subsystem 90 (FIG. 6) to be appended to each data frame in periodic sequence by the output of the counter (COUNT28) 
response to status enable (STATEN), time data 310, which receives a clock (CLOCK) input signal and a 
(TIMEDATA) and time enable (TIMELEN) control signals reset (RST) signal along with a control signal outputted from 
applied to the lines 268, 270 and 272. The TRAILER 244 55 the periodic state machine (PERIODICSM) 312. The PERI- 
also outputs status data quality (STATQUAL) information ODICSM 312 determines the frequency of the status outputs 
on line 274 along with a flush status (FLUSHSTAT) signal in response to an operational mode input signal on line 332 
on line 276 which tells the user that the present frame of data and an output from the periodic counter (PERCOUNT) 314 
being output is invalid. via line 334. The periodic counter 314 also sends out a test 
The next subsystem that needs to be addressed is the 60 control signal (TESTOUT) 336. The PERIODICSM 312 
timecode interface subsystem 90 shown in FIG. 6, and outputs a write enable (WEN), a first-in, first-out clock 
which is shown in further detail in FIG. 15. Two types of (FIFOCLK) signal, and a set UP clear (SETUPCLR) signal 
timecodes are provided by the subject invention, an internal which appear on lines 338, 340 and 342. The multiplexed 
timecode, and an external timecode. Referring now to FIG. status outputs (OUTDATA) are fed from the register 
15, the timecode subsystem 90 consists of three counters 65 (REGEN16) 308 On 
278, 280 and 282, which generate a microsecond of a The periodic output subsystem 98 essentially operates in 
millisecond (USOFMSCT) count output on line 279, milli- two distinct modes. In one mode, the subsystem is software 
line 231. 
6,081,570 
13 14 
controlled. In this mode, the contents of the status registers bytes regardless of word size on data bus 388. If the word 
96 (FIG. 7) are written out as OUTDATA to the WMUX 242 size is less than 8 bits, then the uppermost bits of the byte 
(FIG. 14) via bus 231 and operates independently of any are filled with 1’s or 0’s. The data processed in the data 
data flow. In the second mode, the subsystem outputs status alignment block 386 is also passed to a CRC DETECTION 
data on bus 231 every N frames, where N is some number s block 390. Again, the detector 390 detects error in the data 
in the range between one frame to 64 K frames. stream; however, a different polynomial is set and a CRC 
Along with the periodic output subsystem 98 in the CHECKSUM is computed on the data, starting from the first 
control and status section 92 (FIG. 6) is a set of 12 counters bit of the data, and ending at 2 bytes minus the 12 bytes of 
included in a cumulative quality counter subsystem 100. a Particular block of data. 
CHECKSUM is then compared against the transmitted 
subsystem 100 is comprised of a control block (QOULSES) CHECKSUM and an appropriate error bit is set in the status 
346 and 12 counters 348, . . . 348,2 which operate in field via line 392 if the CHECKSUMS do not match. Aword 
As shown in FIG. 17, the cumulative quality counter 10 
response to command outputs from QOULSES 346 to 
output the number of counted lock frames, check frames, 
flywheel frames, frames with sync errors, frames with slip 
bits, frames with CRC errors, inverted frames, back-to- 
search events, sync errors and slip bits. The QOULSES 346 
responds to requests by the microprocessor 14 (FIG. 5) via 
enable (WEN) signal is also generated by the data alignment 
block 386 and appears on output line 394. TWO status 
registers 396 and 398 are also included in the WSDP 
subsystem 78, one being coupled to the correlator 366 and 
one being coupled to the header data extractor 384. Status 
output signals appear respectively on signal leads 400 and 
Seven input  s igna ls  shown as:  back- to-search  402. The data output from the weather satellite data pro- 
(BACmSRCH), (CRC ERROR), inverted frame count 20 cessing subsystem 78 is fed via bus 388 to the input bus 231 
enable (IFRMCTEN), inverted frames (INVERTFRM), to the output subsystem 86, shown in FIG. 14, SO that the 
search check lock flywheel (SCLF), serial frame error output subsystem outputs either weather data or telemetry 
@ERROR) and end of frame (WEOF) which appear on data, which can be used as valid data suitable for processing, 
signal lines 352, 354, . . . 364. for example, by Reed-Solomon error correction device 30 
~ ~ ~ i ~ ~ l l ~ ,  the cumulative quality counter interface 100 25 shown in FIG. 4, which is then fed to a data user, as shown 
and the periodic output control 98 implement housekeeping in 1. 
functions for the PIFS chip 20. The interface from the Referring now to the data flow charts shown in FIGS. 
external microprocessor 44 (FIG. 5) comprises the 8 bit bus 19-29, they are provided to further illustrate the flow of data 
70 and the 32 bit bus 48 and allows the user to set/reset through the various subsystems shown and described above. 
operational parameters and read status parameters to control/ FIGS. 19A and 19B comprise a flow chart for the front 
determine the behavior of the PIFS 20. end subsystem 74. As shown, the first step in performing 
Turning attention now to the weather satellite data pro- synchronization in accordance with this invention is to select 
cessing (WSDP) subsystem 78 shown in FIG. 6, a block the data source from the PDATA input port, the SDATA 
diagram of this subsystem is shown in FIG. 18. The WSDP 35 input port, CPU DATA input port or the FIFO DATA input 
78 is used to process weather satellite data, as opposed to port as shown by reference numeral 410. If the input data is 
telemetry data, for several satellite systems, including, for serial data or has been serialized, it is first synchronized to 
example, DMSP and TIROS, GMS GOES-GVAR, and the system clock as shown by step 412. The synchronized 
METEOSAT. serial data is then converted to parallel data shown by 
As shown in FIG. 18, the WSDp subsystem 78 includes 4o reference numeral 414 and again synchronized to the system 
a serial data correlator 366 including four pseudo noise (PN) Clock at step 418. The synchronized Parallel data is then sent 
generators (PN-A) 368, (PN-Al) 370, (PN-B) 372 and to the parallel correlator subsystem 76 shown by reference 
(PN-B1) 374. The correlator compares the respective PN numeral 20. Next the number of Parallel bytes of data are 
sequence generated by the PN generators 368,370,372 and counted and stored, shown by reference numerals 422 and 
374 against an incoming serial weather data steam DATA 45 424. The synchronized parallel data is next subjected to a 
appearing on line 376. The four pseudo noise (PN) TIMEOUT determination as shown by reference numeral 
sequences have maximum length of 64 K bits, with two of 426 in FIG. 19B. If a TIMEOUT sequence has been initiated 
the four PN sequences being the inverse (I) of the first two and the Clock count exceeds a set count Per step 428 and 430, 
sequences A and B, so that two different PN sequences and a TIMEOUT and FLUSH command is generated as shown 
their inverted form can be correlated. The pseudo noise by reference numeral 432. 
generators 368, 370, 372 and 374 in effect implement a If on the other hand the input data is parallel data or CPU 
polynomial corresponding to the same pseudo noise pulse data, it is sent to the parallel correlator subsystem per step 
stream that is being generated by the weather satellite. 420 unless it is NRZ-MIS decoded, in which case it is 
Once the correlator 366 finds the start bit of the weather decoded first as shown by step 419 before being sent to the 
input data (DATA), the correlated serial data enters a 5s parallel correlator subsystem. 
d e c o d e r i w o r k  c o m p l e m e n t  ( P N - D E C O D E R I  Next, the flow chart for the parallel correlator subsystem 
WORDCOMPL.) block 382 which decodes and comple- 76 shown in FIG. 9 is depicted in FIG. 20.As shown, parallel 
decoded and complemented, if necessary, the data passes bytes via bus 118 (FIG. 9) per step 434, whereupon each 
into a HEADER DATA EXTRACTOR 384 as well as a 60 byte of input data is compared with each byte of the sought 
DATA ALIGNMENT block 386. The header is read three after sync marker pattern for each bit position 1 through 8 of 
times and a majority decision is made in the data extractor the byte and an error count is generated per step 436. The 
384 to decide the word length and the frame length of the error count for each bit position is added in the PIPEADD 
incoming data. 136, . . . 136,, shown by reference numeral 438, and 
The data alignment block 386 packs the serial data stream 65 compared with a preset error tolerance per step 440. If the 
into a desired word size which can be in the range of two bits error count is equal to the tolerance, a true sync marker 
per word to 16 bits per word, with the data being output as pattern is indicated as being received per step 442, where- 
30 
ments the correlated data. Once the correlated data is data is received from the front end subsystem 74 in 8-bit 
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upon the data and the sync marker pattern are sent to the Referring now to FIG. 23, shown thereat is the flow chart 
window subsystem 80 per step 444. If the error count is not for the BTDiCRC decoding subsystem of FIG. 13 and which 
equal to the error tolerance, a second query 445 is made to is first evidenced by a reception of the aligned data from the 
determine if the inverter error count is equal to the error data alignment subsystem 82 per step 500. If the incoming 
tolerance. If the answer is negative, the comparison step 436 5 data stream was not optional bit transition density (BTD) 
is repeated. If the inverted error count is equal to the encoded at the transmitter, it is immediately forwarded on to 
tolerance, the inverted sync marker is inverted per step 446 the output subsystem 86, shown in FIG. 14, per step 502. If 
and sent to the window subsystem as shown. no cyclic redundancy check (CRC) is needed, it is also sent 
Considering now the flow chart for the window to the output subsystem. On the other hand, in the event that 
subsystem, reference is now made to FIGS. 21A-21C and BTD decoding is necessary, then the BTD offset is deter- 
uses the synchronization strategy shown in the search- mined at step 504 and the CCSDS polynomial h(x) is used 
check-lock-flywheel (SCLF) state diagram shown in FIG. to perform bit transition decoding from the offset point to the 
11. As shown in FIG. 21A, a bit slip tolerance is first end of the data frame, as shown by reference numeral 506. 
selected, as shown by reference numeral 446. If the position This data is then sent to the output subsystem 86 (FIG. 14). 
of the sync marker is less than 4 bits, 8 bits are added to the As noted above, determination is also made as to whether 
upper and lower bits ofthe sync marker Plus a slip tolerance or not CRC is needed. If it is needed, then a determination 
as shown by reference 448. If the sync marker is made as to which byte to start error correction shown by 
position is greater than 4 bits, then slip tolerance bits are step 508, using the recommended CCSDS po~ynomia~ g(x)
added to the upper and lower bits of the sync marker position wherein the CHECKSUM is computed from the offset point 
to the end point as shown by reference numeral 510, after per step 450. If the new sync marker position is equal to the current sync marker position, then there is an indication that 20 which the computed CHECKSUM is compared against the there is no bit slip as evidenced by reference numeral 452. 
If the new sync position is than the current sync 
position, then the bit slip gain is noted per step 454, If the 
transmitted CHECKSUM per step 512. The CRC error is 
then reported shown by step 514, the 
new sync position is less than the current sync position, then Or 
the bit slip loss is noted per step 456. Next, the flow chart of the output subsystem is illustrated 
Moving on to FIG, 2 1 5  if the RUNMODE is set to the in FIG. 24. As shown, either CCSDS processed data or 
regular mode, a lock mode is entered into where the sync weather Processed data is fed to the output subsystem 86 
markers are separated by the frame length per step 458 (FIG. shown in FIG. 14 per step 518. If data is to be output in the 
21B). If the RUNMODE is set to the variable frame length ‘‘byte mode”, the Same byte of data is duplicated on both 
mode, then the sync markers are locked by the frame length 30 byte lanes(?) as shown by reference numeral 520, where- 
designated per step 460. If the run mode is set to a free range upon two separate write enable (WEN) signals for data are 
mode, then the data is blocked into frame length chunks. If generated along with a start of frame (SOF) and end of frame 
the best match strategy is not employed, locking to sync (EOF) control signals as shown by reference numeral 522. 
464. If the best match strategy is employed, if the first sync 35 in the “word mode” as shown by reference numeral 524. 
marker is seen but not a second, and a subsequent mark is Next, UP to 8 bytes of frame status and 16 bytes of timecode 
seen, but the distance between the two sync marks is below are appended to each data frame, as indicated by step 526, 
a predetermined range, then the best match strategy is used whereupon the data and other control signals are output on 
to calculate the frame length per step 466. the output ports of the output subsystem 86 as indicated by 
chart parallels after step 456 shown in FIG. 21A, whereupon The flow chart for the weather satellite data processing 
the number of bytes between each of the sync markers is system 78 shown in FIG. 18 will now be considered, and is 
counted and outputted per steps 468 and 470. If the best shown in FIGS. 25A-25D. Beginning with FIG. 2% and 
match strategy is not employed, sync markers continue to be reference numeral 530, synchronized serial data is obtained 
accepted and another sync marker pattern is not looked for 45 from the front end subsystem following step 412 shown in 
before the end of a data frame per step 472. If the best match FIG. 19A. The required polynomial for weather data from a 
strategy is ON, the first sync marker is accepted, except if satellite is next programmed in the pseudo noise (PN) 
another sync marker is found with fewer errors, as indicated sequence generators 368, 370,372 and 374 shown in FIG. 
by reference numeral 474. The current frame is outputted as 18 in accordance with step 532. Next the PN generators are 
a short frame if necessary per step 476 and the data is sent 50 fed the income data stream as shown by step 534 and 
to the data alignment subsystem 82 shown in FIG. 12 as initialized. The output of the PN generators is compared 
shown by reference numeral 478. with the incoming data stream as shown by reference 
me flow chart for the data alignment subsystem 78 is numeral 536 where the count of consecutive matches are 
shown in FIG, 22 where the data inputted from the data made per step 538. If the number of consecutive matches is 
alignment subsystem is first stored on a first-in, first-out ss equal to a Predetermined Program count, the PN generators 
(FIFO) basis in the memory 198 (FIG, 12) as shown by are disconnected from the incoming data stream and gener- 
reference numeral 480. Next, the data is aligned to the byte ate the remainder of the PN sequence shown by reference 
boundaries of a data frame as indicated by reference numeral numeral 540 in FIG. 25B. 
490, and the data is inverted, if need be, per step 492. If the Next, the output of the PN generators 368,370,372 and 
current data frame constitutes a slip frame, then the extra 60 374 are compared with the input data stream and the number 
gain bits are deleted from the last byte of the frame. of mismatches are stored, as indicated by reference numeral 
However, bits are added to the last byte of the frame if there 542. Then the 16 bit output word generated by the PN 
was a loss per step 494. If the data frame constitutes a generators is compared with the stored sync pattern per step 
FLUSH frame, the frame is padded with data to the required 
frame length as shown by reference numeral 496, otherwise 65 step 546 shown in FIG. 25C. 
the aligned data is sent to the BTDiCRC decoding sub- 
system 84, shown in FIG. 13, per step 498. 
no CRC error is reported per step 516. 
25 
markers is determined by the first two sync marks per step The same step is entered into if the output data is to be output 
With reference to FIG. 21C, the window subsystem flow 40 step 528. 
544. If it is equal and the data is encoded, it is decoded per 
If the data is not decoded and every other word of data is 
not complemented, then the data of the input data stream is 
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formatted into the desired word size, which can be in the 
range between 2 bits and 16 bits, as shown by reference 
numeral 548 shown in FIG. 25D after which a decision is 
made to see if a CRC check is required at 549. If no CRC 
check is needed, the formatted data stream is outputted to the 
output system 86 shown in FIG. 14, as indicated by step 552 
and then the weather processed data status is output onto the 
periodic and cumulative quality counter subsystem 98 and 
100 shown in FIGS. 17 and 16 in accordance with step 554. 
If a CRC check is needed, a CRC CHECKSUM is generated 
and compared against the transmitted CHECKSUM as 
shown in step 550 before outputting the weather processed 
data per step 552. 
Returning to FIG. 25C, if every other word of decoded 
data provided by step 546 is complemented, then the data is 
corrected as shown by reference numeral 556 in FIG. 25C, 
whereupon word size and frame length are obtained from the 
set up registers 94 (FIG. 7) if necessary, in accordance with 
step 558. Otherwise, if the word size and frame length is to 
be determined from the frame header, then the header is read 
once to determine the word size and frame size as shown by 
reference numeral 560. If the frame header has triple 
redundancy, it is read three times and majority rule is used 
to determine the word size and frame size per step 562 
shown in FIG. 25D. The input data stream is formatted per 
step 548 and output per steps 549-554 described above. 
Before discussing the flow charts of the periodic output 
controller and cumulative quality counters shown in FIGS. 
27 and 28, reference will first be made to the flow chart for 
the timecode interface 90 shown in FIG. 15 and which is 
depicted at FIGS. 26A and 26B. Referring now to FIG. 26A, 
if no timecode stamping is required, then no timecode will 
be appended to the frame data as indicated by step 564. If 
time coding is required and external timecode is to be used, 
an interrupt is sent per step 566 to indicate that it is safe to 
write to internal timecode latches, whereupon up to 16 bytes 
of external timecode are stored, as shown by reference 
numeral 568. This timecode is then appended to each 
processed data frame, as shown by reference numeral 570. 
If an internal timecode is to be used, the start time is then 
loaded into the system as shown by step 572, a 10 MHz 
clock signal is then used to count microseconds of millisec- 
onds in accordance with step 574. If the count is equal to a 
thousand, then the millisecond counter of the day is incre- 
mented by 1 per step 576. If the count is not equal to a 
thousand, then a return to step 574 occurs until such an 
equality exists. 
Referring to FIG. 26B, if the millisecond of the day count 
is equal to the number 86,400,000, then the day counter is 
incremented by 1 as shown by step 578. If such a count does 
not occur, then the millisecond of day counter is incremented 
by 1 again until such count is equal to the count necessary 
to increment the day counter shown by step 576 (FIG. 26A). 
Following this, 16 bits of “daycount”, 27 bits of millisecond 
of the day and 10 bits of microsecond of millisecond are 
appended to each data frame, as shown by reference numeral 
580. Also, if desirable, 8 bits of P-field is prepended to the 
timecode as shown by step 582. 
Referring now to FIG. 27, shown thereat is the flow chart 
for the periodic output controller subsystem 98 shown in 
FIG. 16. Inasmuch as the periodic output controller sub- 
system 98 monitors the status of either CCSDS processed 
data or weather processed data, in accordance with reference 
numerals 584 and 586, the source is selected per step 588 
and if the periodic subsystem is software controlled, the 
contents of certain status registers 96 shown in FIG. 7, are 
18 
output on the periodic output port coupled to the OUT- 
DATABUS 344 shown in FIG. 16 in accordance with step 
590. If the periodic output subsystem 98 is not software 
controlled, then the contents of the status registers are output 
5 on OUTDATABUS 344 every N number of frames, where N 
is a number in the range between 1 and 64 K frames. This 
is indicated by step 592. 
Next and finally, the flow chart for the cumulative quality 
10 counters 100 (FIG. 17) is depicted at FIG. 28. The flow chart 
of FIG. 28 simply shows that 12 different parameters are 
counted and stored and made accessible through operation 
of the microprocessor 44 shown in FIG. 5 in accordance 
with step 594 shown in FIG. 28. Reference numeral 596 
IS indicates that the number of frames with slip bits are 
counted. Reference numeral 598 indicates that the number 
of flywheel frames are counted. Reference numeral 600 
indicates that the number of lock frames are counted. In a 
like manner, the number of check frames are counted as 
20 shown by step 602. The number of back-to-search events are 
counted as shown by reference numeral 604. The number of 
inverted frames are also counted as shown by reference 
numeral 606. The number of frames with sync errors are 
counted as shown by step 608. The number of output modes 
zs controlled by SCLF strategy shown in FIG. 11 is also 
counted per step 610. Also, the number of sync errors in the 
data stream are counted per step 612. The number of slip bits 
detected in the data stream are additionally counted as 
shown by step 614. The number of frames with CRC errors 
30 are also counted in accordance with the step shown by 
reference numeral 616. This concludes a discussion of the 
various flow charts for the subsystems shown in FIG. 6. 
Accordingly, what has been shown and described is a 
parallel frame synchronizer which is operable to: (a) provide 
rate detection with 24-bit rate counter and four levels of 
counter resolution; (b) performs correlation to any bit pat- 
tern up to 64 bits; (c) provides the capability to program bit 
error tolerance allowing up to 15-bit errors for correlation; 
(d) provides the capability to program frame size (up to 64 
K bytes) and frame sync marker size; (e) provide the 
capability to program search, check, lock, and flywheel 
strategy (up to 15 check frames and up to 15 flywheel frames 
and an optional best-matched strategy); ( f )  perform slip 
correction (up to 24 bits); (g) provide four modes of opera- 
tion which include, fixed frame length, variable frame 
length, and asynchronous blocking of data; (h) provide 
optional cyclical redundancy check (CRC) decoding using 
Consultative Committee for Space Data Systems (CCSDS) 
recommended polynomial; (i) perform bit transition density 
(BTD) decoding using the CCSDS recommended polyno- 
mial; (‘j) provide programmable offset (0 to 8 bytes) for both 
BTD and CRC to indicating starting point; (k) provide the 
capability to perform time-stamping via an internally gen- 
erated timecode (CCSDS day segmented) or an external 
8-bit port; (1) output data and bytes or words; (m) allowing 
up to 8 bytes of frame status and 16 bytes of timecode to 
appended to frames; and (n) perform frame synchronization 
of weather satellite data received from various types of 
weather satellites. 
Having thus shown and described what is at present 
considered to be the preferred embodiment of the invention 
and its method of operation, it should be noted that the same 
has been made by way of illustration and not limitation. 
65 Accordingly, all modifications, alterations and changes corn- 
ing within the spirit and scope of the invention are herein 
meant to be included. 
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What is claimed is: 
1. A parallel integrated data frame synchronizer for locat- 
ing valid sync marker bit patterns between frames of data in 
a serial telemetry data stream and receiving clock signals 
from a system clock, comprising: 
(a) a front end subsystem for receiving synchronous and 
asynchronous input data from a plurality of input 
interfaces including parallel and serial interfaces; 
(b) a parallel correlation subsystem coupled to the front 
end subsystem and including a plurality of multi-bit 
data comparators for respectively determining, in 
parallel, an error for each successive bit position of a 
multi-bit data byte in the input data by comparing the 
byte against a data byte of an expected sync marker bit 
pattern, and a corresponding plurality of sync marker 
generators for respectively generating a valid sync 
mark pattern when the total number of bit errors 
resulting from comparing are within a predetermined 
error tolerance; 
(c) a window subsystem coupled to the parallel correla- 
tion subsystem for locking onto one of said valid sync 
marker bit patterns; 
(d) a data alignment subsystem coupled to the window 
subsystem for aligning bytes of data into data frames 
having predetermined byte boundaries following lock- 
ing onto said one valid sync marker bit pattern; 
(e) a BTDiCRC subsystem coupled to the data alignment 
subsystem for selectively performing optional bit tran- 
sition density (BTD) decoding on the serial data stream 
when so encoded to assist in sync marker bit pattern 
locking or performing cyclic redundancy check (CRC) 
error detection on the serial data stream for detecting 
errors in the serial data stream; and 
( f )  an output subsystem coupled to the BTDiCRC sub- 
system for outputting the serial data stream for external 
use in byte or word format. 
2. A parallel integrated frame synchronizer according to 
claim 1 wherein said front end subsystem includes: (a) a first 
data input port for receiving data from a synchronous FIFO 
interface synchronized with the system clock; (b) a second 
data input port for receiving asynchronous input data from 
an asynchronous parallel data interface; (c) at least one third 
serial data input port and at least one corresponding serial 
clock port coupled to the system clock via a serial interface 
for inputting data in a serial stream; and (d) a CPU test data 
input port for inputting data from an external microprocessor 
for testing purposes. 
3. Aparallel integrated data frame synchronizer according 
to claim 1 wherein said front end subsystem includes means 
for synchronizing asynchronous input data to the system 
clock. 
4. Aparallel integrated data frame synchronizer according 
to claim 1 wherein said front end subsystem includes means 
for detecting the number of data bytes received during a 
selectable number of system clock cycles of the system 
clock. 
5. Aparallel integrated data frame synchronizer according 
to claim 1 wherein said front end subsystem includes 
timeout means for flushing data when input data is not 
received for a predetermined number of system clock cycles 
of the system clock. 
6. A parallel integrated frame synchronizer according to 
claim 5 wherein said data alignment subsystem includes 
circuitry for padding the data frame to frame length bytes 
when flushing data is called for by said front end timeout 
means. 
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7. A parallel integrated frame synchronizer according to 
claim 1 wherein front end subsystem includes a non-return 
to zero (NRZ) decoder for converting input data encoded in 
a NRZ-M or NRZ-S format into a NRZ-L format. 
8. Aparallel integrated data frame synchronizer according 
to claim 1 wherein said parallel correlation subsystem 
additionally includes a sync marker selector for selecting a 
valid sync marker bit pattern generated by said plurality of 
sync marker generators and which has a bit position which 
coincides with the bit where the input data started. 
9. Aparallel integrated data frame synchronizer according 
to claim 1 wherein said parallel correlation subsystem 
additionally includes a plurality of adders equal in number 
to the number of said data comparators for determining the 
total number bit errors in the respective data bytes of the 
input data. 
10. A parallel integrated frame synchronizer according to 
claim 1 wherein said sync marker generators in said parallel 
correlation subsystem also determine whether the input data 
is true or inverted data. 
11. A parallel integrated frame synchronizer according to 
claim 1 wherein said window subsystem is operable to lock 
on said valid sync marker in four different modes including: 
(a) a regular mode wherein valid sync marker bit patterns are 
separated by predetermined constant data frame length bytes 
programmable by a user; (b) a variable frame length mode 
wherein said valid sync marker bit patterns are separated by 
at least two user programmable data frame lengths; (c) a 
free-range mode wherein said valid sync marker patterns 
lock to a data frame in accordance with a predetermined slip 
and error tolerance testing algorithm; and (d) an asynchro- 
nous block mode wherein the first byte of data is tagged as 
a first data frame and the data is thereafter blocked in into 
predetermined frame length blocks. 
12. A parallel integrated frame synchronizer according to 
claim 11 wherein said algorithm comprises an algorithm 
which effects a best match strategy between a valid sync 
marker bit pattern and a designated data frame length. 
13. A parallel integrated frame synchronizer according to 
claim 11 wherein said algorithm comprises a searchichecki 
1ocWflywheel algorithm. 
14. A parallel integrated frame synchronizer according to 
claim 1 wherein said data alignment subsystem includes 
means inverting said data frames when parallel correlation 
subsystem determines the input data to be inverted data. 
15. A parallel integrated frame synchronizer according to 
claim 1 wherein said data alignment subsystem includes 
means for filling the last byte of a data frame when slips 
occur which can add or subtract bits from the data frame. 
16. A parallel integrated frame synchronizer according to 
claim 1 wherein a CCDSD code as represented by (h(x)= 
xs+x7+x5+x3+1) is used in performing said BTD decoding 
in said BTDiCRC subsystem. 
17. A parallel integrated frame synchronizer according to 
claim 1 wherein said BTDiCRC subsystem includes means 
for skipping a predetermined number of bytes of data before 
performing BTD decoding. 
18. A parallel integrated frame synchronizer according to 
claim 1 wherein a CCSDS cyclic redundancy code as 
represented by ( g ( x ) = ~ ~ ~ + x ~ ~ + x ~ + l )  and its inverse (g(x))- 
~ = x ~ ~ + x ~ ~ + x ~ + l )  are used in performing CRC error detec- 
tion in said BTDiCRC subsystem. 
19. A parallel integrated frame synchronizer according to 
claim 1 and further comprising: 
(g) a timecode interface subsystem including means for 
appending an internally generated timecode or an exter- 
nally generated timecode to a data frame output from 
the output subsystem. 
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20. A parallel integrated frame synchronizer according to 
claim 19 wherein said internally generated timecode is day 
segmented. 
21. A parallel integrated frame synchronizer according to 
claim 19 wherein said externally generated timecode is user 
defined. 
22. A parallel integrated frame synchronizer according to 
claim 1 and further comprising: 
(h) a control and status section including a periodic output 
controller subsystem, a cumulative quality counter 
subsystem, a plurality of set-up registers and a plurality 
of status registers. 
23. A parallel integrated frame synchronizer according to 
claim 22 wherein said periodic output subsystem is coupled 
to the group of status registers for periodically outputting the 
contents of the status registers to an output port in one of two 
modes, said modes including a mode wherein status is 
output on a periodic basis independent of any data flow and 
a mode wherein status is output every N data frames, where 
N 2 1 .  
24. A parallel integrated frame synchronizer according to 
claim 22 wherein said cumulative quality subsystem 
includes a control block and plurality of counters which 
count and output the number of counted lock frames, check 
frames, flywheel frames, frames with sync errors, frames 
with slip bits, frames with CRC errors, inverted frames, 
back-to-search events, sync errors and slip bits. 
25. A parallel integrated frame synchronizer according to 
claim 1 and further comprising: 
(i) a weather satellite data processing subsystem for 
processing serial input weather data transmitted from a 
weather satellite system and feeding processed weather 
data to said output subsystem. 
26. A parallel integrated frame synchronizer according to 
claim 25 and wherein said weather satellite data processing 
system includes a serial data correlator including a plurality 
of pseudo noise generators generating respective pseudo 
noise sequences for correlating the serial input weather data 
against said pseudo noise sequences and generating a cor- 
related serial data stream and determining a start bit of the 
data stream, a pseudo-noise decoder for decoding the cor- 
related data stream and generating a decoded serial data 
stream and a complement of the decoded serial data stream, 
and a header data extractor and a data alignment block 
coupled to said decoder, said header data extractor deter- 
mining the word length and data frame length of the decoded 
serial data stream, said data alignment block forming the 
decoded serial data stream in a predetermined word size and 
being fed to said output subsystem as bytes regardless of 
word size. 
27. A parallel integrated frame synchronizer according to 
claim 26 and wherein said weather satellite data processing 
system additionally includes a CRC error detector block for 
detecting errors in the decoded weather data stream and 
outputting a CRC error signal. 
28. A parallel integrated frame synchronizer according to 
claim 26 wherein said plurality of pseudo noise (PN) gen- 
erators include a pair of PN generators for respectively 
generating two different sequences A and B and a pair of PN 
generators for respectively generating the inverse (I) of 
sequences A and B. 
29. A method of synchronizing a serial data stream with 
a system clock, comprising the steps of  
(a) receiving synchronous and asynchronous digital input 
data from a plurality of input interfaces including 
parallel and serial interfaces; (b) correlating the input 
data by determining, in parallel, an error for each 
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successive bit position of a multi-bit data byte in the 
input data by comparing the byte against a data byte of 
an expected sync marker bit pattern, and generating a 
plurality of valid sync mark patterns when the total 
number of bit errors resulting from comparing are 
within a predetermined error tolerance; 
(c) locking onto one of said valid sync marker bit patterns; 
(d) aligning bytes of data into data frames having prede- 
termined byte boundaries following locking onto said 
one valid sync marker bit pattern; 
(e) selectively performing optional bit transition density 
(BTD) decoding on the serial data stream when so 
encoded to assist in sync marker bit pattern locking or 
performing cyclic redundancy check (CRC) error 
detection on the serial data stream for detecting errors 
in the serial data stream; and 
( f )  outputting the serial data stream for external use in 
byte or word format. 
30. A method in accordance with claim 29 wherein said 
plurality of interfaces include: (i) a synchronous FIFO 
interface; (ii) an asynchronous parallel data interface; (iii) a 
serial interface; and (iv) a test interface for inputting test 
data. 
31. A method in accordance with claim 29 wherein the 
correlating step (b) includes determining the total number bit 
errors in the respective data bytes of the input data. 
32. A method in accordance with claim 29 wherein the 
correlating step (b) includes selecting the valid sync marker 
bit pattern from said plurality of sync marker patterns which 
has a bit pattern which coincides with the bit where the input 
data started. 
33. A method in accordance with claim 29 wherein said 
locking step (c) comprises locking on said one valid sync 
marker by way of four different locking modes including: (i) 
a regular mode wherein valid sync marker bit patterns are 
separated by predetermined constant data frame length bytes 
programmable by a user; (ii) a variable frame length mode 
wherein said valid sync marker bit patterns are separated by 
at least two user programmable data frame lengths; (iii) a 
free-range mode wherein said valid sync marker patterns 
lock to a data frame in accordance with a predetermined slip 
and error tolerance testing algorithm; and (iv) an asynchro- 
nous block mode wherein the first byte of data is tagged as 
a first data frame and the data is thereafter blocked in into 
predetermined frame length blocks. 
34. A method in accordance with claim 33 wherein said 
algorithm comprises a searchicheckilockiflywheel algo- 
rithm. 
35. A method in accordance with claim 33 wherein said 
algorithm comprises an algorithm which effects a best match 
strategy between a valid sync marker bit pattern and a 
designated data frame length. 
36. A method in accordance with claim 29 wherein said 
decoding step (e) includes optional bit transition density 
(BTD) decoding using a CCSDS code as represented by 
37. A method in accordance with claim 29 wherein said 
step (e) of performing cyclic redundancy check (CRC) error 
detection includes using a CCSDS cyclic redundancy code 
as represented by (g(x)=x16+x12 +x5+l) and its inverse 
38. A method in accordance with claim 29 and further 
(g) appending an internally generated timecode or an 
externally generated timecode to an output data frame. 
(~(x)=x’+x~+x’+x~+~). 
(g(x))-1=x16+xll+x4+ 1). 
comprising the step of  
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39. A method in accordance with claim 29 and further 
(h) processing a serial data stream consisting of weather 
data transmitted from a weather satellite system. 
40. A method in accordance with claim 39 wherein said 5 
step (h) of processing weather data includes: generating a 
plurality of pseudo noise sequences, correlating the serial 
data stream consisting of weather data against said pseudo 
noise sequences, generating a correlated serial data stream, 
comprising the step of  
,570 
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determining a start bit of the data stream, decoding the 
correlated data stream, generating a complement of the 
correlated decoded serial data stream, determining the word 
length and data frame length of the decoded serial data 
stream, formatting the decoded serial data stream in a 
predetermined word size, and feeding the serial data stream 
to an output port as bytes regardless of word size. 
* * * * *  
